Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logic analysis system for logic emulation systems

Logic analysis system for logic emulation systems

US Patent 6223148 · Granted Apr 24, 2001

Estimated economic value: $1,427,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Software checkpoint-restoration between distinctly compiled executables2022
Reduce/broadcast computation-enabled switching elements in an emulation network2021
Concurrent testbench and software driven verification2020
Bandwidth test in networking System-on-Chip verification2020
Latency test in networking system-on-chip verification2020
Selective conditional stall for hardware-based circuit design verification2020
Selective conditional stall for hardware-based circuit design verification2020
Target capture and replay in emulation2019
Content addressable memory modeling in emulation and prototyping2019
Modeling memory in emulation based on cache2018
Target capture and replay in emulation2017
Debug environment for a multi user hardware assisted verification system2017