Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed programmable logic architecture

High speed programmable logic architecture

US Patent 6218856 · Granted Apr 17, 2001

Estimated economic value: $57,440,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory write interface in an integrated circuit and method of providing same2013
Power distribution network2013
Method and apparatus for detecting and correcting errors in a parallel to serial2011
Regional signal-distribution network for an integrated circuit2009
Bimodal source synchronous interface2009
Regional signal-distribution network for an integrated circuit2008
High speed configurable transceiver architecture2007
Network physical layer with embedded multi-standard CRC generator2006
Multi-purpose source synchronous interface circuitry2006
Bimodal serial to parallel converter with bitslip controller2006
Variable data width operation in multi-gigabit transceivers on a programmable lo2005
Variable data width operation in multi-gigabit transceivers on a programmable lo2003