Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for fabricating a semiconductor non-volatile memory device with shallow trench isolation (STI)

Process for fabricating a semiconductor non-volatile memory device with shallow trench isolation (STI)

US Patent 6218265 · Granted Apr 17, 2001

Estimated economic value: $41,017,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Redistribution layer and integrated circuit including redistribution layer2024
Integrated electronic device with a redistribution region and a high resilience 2023
Method of manufacturing a redistribution layer, redistribution layer and integra2022
Integrated electronic device with a redistribution region and a high resilience 2020
Semiconductor device and a corresponding method of manufacturing semiconductor d2020
Semiconductor device and a corresponding method of manufacturing semiconductor d2020
Method of manufacturing a semiconductor device integrating a vertical conduction2018
Method for thermo-mechanical stress reduction in semiconductor devices and corre2018
Integrated device with raised locos insulation regions and process for manufactu2017
Integrated device with raised locos insulation regions and process for manufactu2015
Process for manufacturing an integrated device with “damascene” field insulation2012