Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computer system with bridge logic that asserts a system management interrupt signal when an address is made to a trapped address and which also completes the cycle to the target address

Computer system with bridge logic that asserts a system management interrupt signal when an address is made to a trapped address and which also completes the cycle to the target address

US Patent 6199134 · Granted Mar 6, 2001

Estimated economic value: $45,063,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Placing a computer system into a sleeping state2003
Circuit for setting computer system bus signals to predetermined states in low p2002
Computer system with support for a subtractive agent on the secondary side of a 2001
Computer system with bridge logic that includes an internal modular expansion bu2001
Computer system with bridge logic that includes an internal modular expansion bu2001
Computer system having integrated bus bridge design with delayed transaction arb2001
Computer system employing optimized delayed transaction arbitration technique2001
Computer system with enhanced docking support2000
Master DMA controller with re-map engine for only spawning programming cycles to2000
Computer system with bridge logic that includes an internal modular expansion bu2000
Computer system with bridge logic that includes an internal modular expansion bu2000
Serial bus system for sending multiple frames of unique data2000