Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › HDL simulation interface for testing and verifying an ASIC model

HDL simulation interface for testing and verifying an ASIC model

US Patent 6199031 · Granted Mar 6, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of testing an integrated circuit having a flexible timing control2004
Data processing arrangement and method for connecting storage elements and group2003
Interconnection of digital signal processor with program memory and external dev2003
Enhanced programmable core model with integrated graphical debugging functionali2003
Generation of memory addresses for accessing a memory utilizing scheme registers2002
System for priming a latch between two memories and transferring data via the la2002
System for priming a latch between two memories and transferring data via the la2002
Automated design of digital signal processing integrated circuit2002