Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for facilitating multiple storage instruction completions in a superscalar processor during a single clock cycle

Method and apparatus for facilitating multiple storage instruction completions in a superscalar processor during a single clock cycle

US Patent 6192461 · Granted Feb 20, 2001

Estimated economic value: $23,750,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for maintaining address translation data within an address 2019
Eviction control for an address translation cache2018
Line allocation in multi-level hierarchical data stores2012
Correction of incorrect cache accesses2011
Post-manufacture signal delay adjustment to solve noise-induced delay variations2003
Method and system for analyzing wire-only changes to a microprocessor design usi2002
Apparatus and method for tracking out of order load instructions to avoid data c2000
Apparatus and method for processing misaligned load instructions in a processor 2000
System for providing high performance speculative processing of complex load/sto2000
Method and system for enabling multiple store instruction completions in a proce1999