Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout for semiconductor memory including multi-level sensing

Layout for semiconductor memory including multi-level sensing

US Patent 6188596 · Granted Feb 13, 2001

Estimated economic value: $5,609,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for voice recognition using a peripheral device2025
System and method for voice recognition using a peripheral device2024
System and method for voice recognition using a peripheral device2022
Low-power row-oriented memory write assist circuit2017
Soft error robust low power latch device layout techniques2013
Crossbar apparatus for a forwarding table memory in a router2012
Circuit to reduce rail noise voltage spikes due to switching on an input-output 2009
Crossbar apparatus for a forwarding table memory in a router2008
Minimizing transistor size in integrated circuits2006
Capacitively coupled DTMOS on SOI2002
High-speed lateral bipolar device in SOI process2002
Minimizing transistor size in integrated circuits2001