Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Soft error robust low power latch device layout techniques

Soft error robust low power latch device layout techniques

US Patent 8547155 · Granted Oct 1, 2013

Estimated economic value: $25,066,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for voice recognition using a peripheral device2025
Refrigeration appliance cabinet2025
Telemetry-based model driven manufacturing test methodology2024
Stress-testing electrical components using telemetry modeling2024
System and method for voice recognition using a peripheral device2024
Hardware device temperature control with expected lifetime calculation2023
Hardware device temperature control with expected lifetime calculation2022
System and method for voice recognition using a peripheral device2022
Refrigeration appliance cabinet2021
Toilet seat2019
Toilet seat2019
Masks that selectively attentuate radiation for inspection of printed circuit bo2018