Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reconstructing the address of the next instruction to be completed in a pipelined processor

Method and apparatus for reconstructing the address of the next instruction to be completed in a pipelined processor

US Patent 6185674 · Granted Feb 6, 2001

Estimated economic value: $23,051,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Backing Register File for processors2007
Explicitly clustered register file and execution unit architecture2004
Efficient store machine in cache based microprocessor2002
Method and system for managing registers in a data processing system supports ou2002
Pipelined cache memory deallocation and storeback2001
Methods and apparatus for exploiting virtual buffers to increase instruction par2001
Integrated cache buffers2001
Method and system for pre-fetch cache interrogation using snoop port2001
Method and system for buffering condition code data in a data processing system 1999
Methods and system for predecoding instructions in a superscalar data processing1998
Executing speculative parallel instructions threads with forking and inter-threa1998
Method and system for tracking resource allocation within a processor1998