Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-layer semiconductor devices with stress-relief profiles

Multi-layer semiconductor devices with stress-relief profiles

US Patent 6178189 · Granted Jan 23, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Conditioning of a processing chamber2025
Method for epitaxially depositing a material on a substrate by flowing a process2024
High-density substrate processing systems and methods2024
Chamber architecture for epitaxial deposition and advanced epitaxial film applic2024
Gas injector for epitaxy and CVD chamber2024
Silicide films through selective deposition2024
Conformal high concentration boron doping of semiconductors2023
High-density substrate processing systems and methods2023
Multiple sequential linear powder dispensers for additive manufacturing2022
Conformal high concentration boron doping of semiconductors2022
Selective removal process to create high aspect ratio fully self-aligned via2021
Silicide films through selective deposition2021