Home› Memory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle
Memory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle