Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Amorphous silicon interconnect with multiple silicon layers

Amorphous silicon interconnect with multiple silicon layers

US Patent 6166395 · Granted Dec 26, 2000

Estimated economic value: $11,316,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

ROM redundancy in ROM embedded DRAM2008
ROM embedded DRAM with anti-fuse programming2007
ROM redundancy in ROM embedded DRAM2007
Embedded ROM device using substrate leakage2006
Embedded ROM device using substrate leakage2006
Embedded ROM device using substrate leakage2006
ROM embedded DRAM with bias sensing2006
Half density ROM embedded DRAM2005
6F2 architecture ROM embedded DRAM2005
ROM embedded DRAM with bias sensing2005
ROM embedded DRAM with dielectric removal/short2005
Methods of forming capacitors2004