Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pipelined central processor incorporating indicator busy sensing and responsive pipeline timing modification

Pipelined central processor incorporating indicator busy sensing and responsive pipeline timing modification

US Patent 6161174 · Granted Dec 12, 2000

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Safestore procedure for efficient recovery following a fault during execution of1999
Automated safestore stack generation and recovery in a fault tolerant central pr1996
Automated safestore stack generation and move in a fault tolerant central proces1996
Distributor of machine words between units of a central processor1989
Wraparound buffer for repetitive decimal numeric operations1986
Method for decreasing execution time of numeric instructions1986
Dual validity bit arrays1986
Apparatus and method for a data processing unit sharing a plurality of operating1985
Instruction buffer associated with a cache memory unit1985
Method and apparatus for initiating the execution of instructions using a centra1984
Data processing system programmable pre-read capability1983