Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Safestore procedure for efficient recovery following a fault during execution of an iterative execution instruction

Safestore procedure for efficient recovery following a fault during execution of an iterative execution instruction

US Patent 5905857 · Granted May 18, 1999

Estimated economic value: $134,976,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiprocessor write-into-cache system incorporating efficient access to a plura2005
Equal access to prevent gateword dominance in a multiprocessor write-into-cache 2005
Balanced access to prevent gateword dominance in a multiprocessor write-into-cac2005
Preserving dump capability after a fault-on-fault or related type failure in a f2004
Gateword acquisition in a multiprocessor write-into-cache environment2004
Fault handling in a data processing system utilizing a fault vector pointer tabl2004
Fault vector pointer table2004
Gate close balking for fair gating in a nonuniform memory architecture data proc2002
Gate close failure notification for fair gating in a nonuniform memory architect2002
Process switching register replication in a data processing system2002
Data processing system processor delay instruction2001
Apparatus for synchronizing multiple processors in a data processing system2001