Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating salicide CMOS and non-salicide electrostatic discharge protection circuit in a single chip

Method for fabricating salicide CMOS and non-salicide electrostatic discharge protection circuit in a single chip

US Patent 6156593 · Granted Dec 5, 2000

Estimated economic value: $1,085,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Display device2025
Method for reducing lateral silicide formation for salicide process by additiona2001