Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM

Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM

US Patent 6150839 · Granted Nov 21, 2000

Estimated economic value: $109,119,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reclamation of memory ECC bits for error tolerant number formats2025
Data processing engine arrangement in a device2024
Control and reconfiguration of data flow graphs on heterogeneous computing platf2023
Data processing engine arrangement in a device2023
Control and reconfiguration of data flow graphs on heterogeneous computing platf2022
Dataflow graph programming environment for a heterogenous processing system2021
Streaming interconnect architecture for data processing engine array2021
Data processing engine arrangement in a device2020
Compilation flow for a heterogeneous multi-core architecture2020
Dynamically structured single instruction, multiple data (SIMD) instructions2020
Control and reconfiguration of data flow graphs on heterogeneous computing platf2020
Device with data processing engine array2020