Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating MOS transistor having raised source and drain

Method for fabricating MOS transistor having raised source and drain

US Patent 6150244 · Granted Nov 21, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power metal oxide semiconductor field effect transistor layout2005
Method for forming dual oxide layers at bottom of trench2004
Method of simultaneously implementing differential gate oxide thickness using fl2004
Fabricating a DMOS transistor2003
MOS transistors having dual gates and self-aligned interconnect contact windows2003
Flash cell device2003
MOS transistors having dual gates and self-aligned interconnect contact windows2001
MOS transistors having raised source and drain and interconnects2001
Method for fabricating MOSFET having increased effective gate length2000
Micro-trench oxidation by using rough oxide mask for field isolation1999
Method for fabricating MOSFET having increased effective gate length1999
Method for preventing substrate damage during semiconductor fabrication1998