Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating semiconductor read-only memory device with reduced parastic capacitance between bit line and word line

Method of fabricating semiconductor read-only memory device with reduced parastic capacitance between bit line and word line

US Patent 6150198 · Granted Nov 21, 2000

Estimated economic value: $1,003,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for fabricating high-density semiconductor read-only memory device2000
Product for ROM components having a silicon controlled rectifier structure2000
Method for manufacturing multiple stage ROM unit2000
Trench-shaped read-only memory and its method of fabrication2000
Method of manufacturing a triple level ROM1999
Semiconductor read-only memory device and method of fabricating the same1999
High-density diode-based read-only memory device1999
Multiple stage ROM unit1999
MOS device having a source/drain region conforming to a conductive material fill1999
Method of making read-only memory device having a silicon-on-insulator structure1999
Method of fabricating a semiconductor ready-only memory device used for permanen1999
Method of fabricating semiconductor read-only memory device1999