Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimized programming/erase parameters for programmable devices

Optimized programming/erase parameters for programmable devices

US Patent 6148435 · Granted Nov 14, 2000

Estimated economic value: $23,475,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low standby power with fast turn on method for non-volatile memory devices2024
Low standby power with fast turn on method for non-volatile memory devices2023
Low standby power with fast turn on method for non-volatile memory devices2021
Low standby power with fast turn on method for non-volatile memory devices2019
Low standby power with fast turn on for non-volatile memory devices2018
Systems, methods, and devices for parallel read and write operations2018
Systems, methods, and devices for parallel read and write operations2017
ESD clamp with a layout-alterable trigger voltage and a holding voltage above th2016
Low standby power with fast turn on for non-volatile memory devices2016
Content addressable memory (CAM) cell bit line architecture2007
Content addressable memory (CAM) cell bit line architecture2007
Trench-based capacitor for integrated circuits2007