Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for parallel alignment of a chip to substrate

Method for parallel alignment of a chip to substrate

US Patent 6146912 · Granted Nov 14, 2000

Estimated economic value: $5,976,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of making a low mass foam electrical structure2021
Method of making a low mass foam electrical structure2018
Modular automated mortar weapon for mobile applications2018
Waveguide and semiconductor packaging2018
Tilt wing aerial vehicle2017
Bi-directional recoil containment and double strike prevention system2017
Waveguide and semiconductor packaging2016
Mortar retention system for automated weapons2016
Active recoil control system2016
RF transmission line disposed within a conductively plated cavity located in a l2016
Method for packaging integrated circuit chips2006
High performance vias for vertical IC packaging2005