Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing high current during chip erase in flash memories

Method and apparatus for reducing high current during chip erase in flash memories

US Patent 6134149 · Granted Oct 17, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock frequency doubler method and apparatus for serial flash testing2009
Combination NAND-NOR memory device2005
Integrated circuit memory device having interleaved read and program capabilitie2003
Integrated circuit memory device having interleaved read and program capabilitie2003
Integrated circuit memory chip for use in single or multi-chip packaging2003
Integrated circuit memory device having interleaved read and program capabilitie2002
Regulated reference voltage circuit for flash memory device and other integrated2002
Method and apparatus for reducing high current chip erase in flash memories2001
Fast flash EPROM programming and pre-programming circuit design2000
Flash memory array2000
Non-volatile memory device for fault tolerant data1999
Fast flash EPROM programming and pre-programming circuit design1999