Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Combination NAND-NOR memory device

Combination NAND-NOR memory device

US Patent 6967870 · Granted Nov 22, 2005

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock frequency doubler method and apparatus for serial flash testing2009
Scalable flash EEPROM memory cell with notched floating gate and graded source r2007
Scalable flash EEPROM memory cell with notched floating gate and graded source r2006
Scalable flash EEPROM memory cell with floating gate spacer wrapped by control g2003
Integrated circuit memory device having interleaved read and program capabilitie2003
Integrated circuit memory device having interleaved read and program capabilitie2003
Integrated circuit memory chip for use in single or multi-chip packaging2003
Integrated circuit memory device having interleaved read and program capabilitie2002
Regulated reference voltage circuit for flash memory device and other integrated2002
Method and apparatus for reducing high current chip erase in flash memories2001
Fast flash EPROM programming and pre-programming circuit design2000
Flash memory array2000