Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for erasing a non-volatile memory array

Method for erasing a non-volatile memory array

US Patent 6128232 · Granted Oct 3, 2000

Estimated economic value: $53,197,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for stripping one or more layers from a semiconductor wafer2021
Single pattern high precision capacitor2016
Method and apparatus for maintaining multi-instance database management systems 2001
Method of forming improved thick plated copper interconnect and associated auxil2000
Thick plated interconnect and associated auxillary interconnect2000
Platinum silicide Schottky diodes in a titanium-silicided CMOS-based high perfor1997
Integrated circuit including a FET device and Schottky diode1997
Method for forming TiW fuses in high performance BiCMOS process1995
Method for forming gigaohm load for BiCMOS process1995
Method of fabricating lateral DMOS structure1995
Method of forming high voltage bipolar transistor for a BICMOS integrated circui1993
Gigaohm load resistor for BICMOS process1991