Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for manufacturing a CMOS circuit with all-around dielectrically insulated source-drain regions

Process for manufacturing a CMOS circuit with all-around dielectrically insulated source-drain regions

US Patent 6124156 · Granted Sep 26, 2000

Estimated economic value: $4,056,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive noise cancelling of bone conducted noise in the mechanical domain2021
Semiconductor structure including guard ring2016
Signal transmission arrangement2016
Semiconductor structure including guard ring2015
Signal transmission arrangement2015
Detection of pre-catastrophic, stress induced leakage current conditions for die2014
Semiconductor structure including guard ring2014
Implant sensor and control2013
Energy saving silent mode for hearing implant systems2013
High voltage semiconductor devices and methods of forming the same2013
Method and apparatus for reducing charge trapping in high-k dielectric material2011
System that detects damage in adjacent dice2010