Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Modular circuitry architecture for residual time stamp service clock regenerator phase locked loop

Modular circuitry architecture for residual time stamp service clock regenerator phase locked loop

US Patent 6122337 · Granted Sep 19, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for channel selection for local broadcasting2013
Programmable fractional frequency digital frequency synthesizer for synchronous 2000
Programmable fractional frequency digital frequency synthesizer for synchronous 2000
Fail-over switching system2000
Combined synchronous residual time stamp generator and service clock regenerator2000
Combined synchronous residual time stamp generator and service clock regenerator2000
Synchronous residual time stamp service clock regenerator phase locked loop phas1999
Synchronous residual time stamp service clock regenerator phase locked loop phas1999
Fail-over switching system1999
System for orthogonal signal multiplexing1999
Dynamically upgradeable disk array chassis and method for dynamically upgrading 1999
Apparatus for effecting port switching of fibre channel loops1998