Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of margin testing programmable interconnect cell

Method of margin testing programmable interconnect cell

US Patent 6122209 · Granted Sep 19, 2000

Estimated economic value: $93,533,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked-die image sensors with shielding2021
Method of forming a semiconductor device2021
Image sensors with low-voltage transistors2020
Programmable structured arrays2020
Methods and circuitry for programming non-volatile resistive switches using vari2020
Stacked-die image sensors with shielding2020
Three dimensional integrated-circuits2019
Integrated circuits with programmable non-volatile resistive switch elements2019
Timing exact design conversions from FPGA to ASIC2019
Pads and pin-outs in three dimensional integrated circuits2019
Integrated circuits with complementary non-volatile resistive memory elements2019
Integrated circuits with programmable non-volatile resistive switch elements2018