Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for identifying failure sites on IC chips

Method and apparatus for identifying failure sites on IC chips

US Patent 6121059 · Granted Sep 19, 2000

Estimated economic value: $4,066,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for determining two dimensional doping profiles with SIMS2005
Method and apparatus for identifying failure sites on IC chips2002
Real time observable sample mounting fixture2002
Efficient design rule check (DRC) review system2002
Stress relieve pattern for damascene process2001
Method for preparing thin specimens consisting of domains of different materials1999
Method and apparatus for detecting pin-holes in a passivation layer1999
Bond pad structure for the via plug process1999
Method of forming bond pad structure for the via plug process1997