Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory system, method for verifying data stored in a memory system after a write cycle and method for writing to a memory system

Memory system, method for verifying data stored in a memory system after a write cycle and method for writing to a memory system

US Patent 6108263 · Granted Aug 22, 2000

Estimated economic value: $32,942,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for stressing a non-volatile memory2018
Capacitive touch system2018
Split-gate non-volatile memory (NVM) cell and method therefor2017
Non-volatile memory (NVM) with endurance control2016
Split gate memory cell with a layer of nanocrystals with improved erase performa2016
Low resistance polysilicon strap2016
Embedded data and code non-volatile memory cell configurations2016
Integrated circuit having voltage generation circuitry for memory cell array, an2016
Low resistance polysilicon strap2016
Methods and structures for charge storage isolation in split-gate memory arrays2015
Integration of a non-volatile memory (NVM) cell and a logic transistor and metho2015
Integrated circuit having voltage generation circuitry for memory cell array, an2014