Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming self-aligned silicide layers on sub-quarter micron VLSI circuits

Method for forming self-aligned silicide layers on sub-quarter micron VLSI circuits

US Patent 6100191 · Granted Aug 8, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and device for configurable ground monitoring of a workbench2013
Foldable dust collector2013
Air filter2013
Dust collector2013
Wafer gripper2012
Supporting rack for dust collector2012
Method for testing personnel ESD grounding devices with function of near-fail al2012
Locking mechanism2012
Supporting rack for dust collector2012
Image processing method and system2011
High density plasma chemical vapor deposition process2011
Dust collector2011