Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing an alignment mark with an etched back dielectric layer and a transparent dielectric layer and a device region on a higher plane with a wiring layer and an isolation region

Method of manufacturing an alignment mark with an etched back dielectric layer and a transparent dielectric layer and a device region on a higher plane with a wiring layer and an isolation region

US Patent 6100158 · Granted Aug 8, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Layout structure forming method of sense amplifier and layout structure of sense2025
Anti-fuse array and memory2025
Semiconductor structure and forming method thereof2025
Through vias with test structure2025
Semiconductor structure and method for manufacturing semiconductor structure2025
Semiconductor structure with shielding structure for through silicon via and man2024
Forming method of sense amplifier and layout structure of sense amplifier2024
Method of forming oxide layer on a doped substrate using nitridation and oxidati2024
Power supply housing adapted to redundant power module2022
Methods for forming semiconductor devices2021
Power delivery device and control method thereof2020
Semiconductor device2018