Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device and method to reduce power consumption in integrated semiconductor devices using a low power groggy mode

Device and method to reduce power consumption in integrated semiconductor devices using a low power groggy mode

US Patent 6097243 · Granted Aug 1, 2000

Estimated economic value: $27,147,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Isolation regions for charge collection and removal2024
Three dimensional (3D) memories with multiple resistive change elements per cell2024
Integrated circuit structure with fluorescent material, and related methods2024
Three dimensional (3D) memories with multiple resistive change elements per cell2023
Anti-tamper x-ray blocking package2022
Electrostatic discharge protection devices using carbon-based diodes2022
Method and related structure to authenticate integrated circuit with authenticat2022
Enabling of functional logic in IC using thermal sequence enabling test2022
Nonvolatile nanotube switch elements using sidewall contacts2021
Active attack prevention for secure integrated circuits using latchup sensitive 2021
Active x-ray attack prevention device2021
Sensing circuits for charge trap transistors2021