Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Trench isolation with suppressed parasitic edge transistors

Trench isolation with suppressed parasitic edge transistors

US Patent 6097072 · Granted Aug 1, 2000

Estimated economic value: $5,860,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-time programmable non-volatile memory cell2022
Multi-time programmable non-volatile memory cell2019
High-voltage protection device and process2007
Electrostatic discharge simulation2006
Semiconductor device having metallized interconnect structure and method of fabr2004
Trench isolation of field effect transistors2001
Method of making trench isolation structures with oxidized silicon regions2001
Trench isolation structures with oxidized silicon regions and method for making 2000
Silicided shallow junction formation and structure with high and low breakdown v2000
Silicided shallow junction transistor formation and structure with high and low 1999
Narrow width trenches for field isolation in integrated circuits1999
Trench isolation with rounded top and bottom corners and edges1999