Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Variable delay circuit for delaying logic signals, characterized by a delay time that is a linear function of a control voltage

Variable delay circuit for delaying logic signals, characterized by a delay time that is a linear function of a control voltage

US Patent 6087874 · Granted Jul 11, 2000

Estimated economic value: $223,896,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

S12 TX FIR architecture2016
S12 TX FIR architecture2014
Fractional divider for avoidance of LC-VCO interference and jitter2014
Parallel closed-loop DFE filter architecture2014
SERDES with jitter-based built-in self test (BIST) for adapting FIR filter coeff2012
Parallel data bus integrated clocking and control2006
Parallel data bus integrated clocking and control2001
Driver circuit for high speed data2001
Receive amplifier for high speed data2001
Receive amplifier for reception of high-speed data signals2000
Phase-locked loop1998
Phase lock loops and methods for their operation1994