Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel closed-loop DFE filter architecture

Parallel closed-loop DFE filter architecture

US Patent 8731041 · Granted May 20, 2014

Estimated economic value: $2,710,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

S12 TX FIR architecture2016
S12 TX FIR architecture2016
S12 TX FIR architecture2014
S12 TX FIR architecture2014
Transmit driver circuit2014
Fractional divider for avoidance of LC-VCO interference and jitter2014
Fractional divider for avoidance of LC-VCO interference and jitter2014
Transmit driver circuit2013
SERDES with jitter-based built-in self test (BIST) for adapting FIR filter coeff2012
Parallel data bus integrated clocking and control2006
Parallel data bus integrated clocking and control2001
Driver circuit for high speed data2001