Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to reduce boron diffusion through gate oxide using sidewall spacers

Method to reduce boron diffusion through gate oxide using sidewall spacers

US Patent 6087268 · Granted Jul 11, 2000

Estimated economic value: $94,579,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Select gate self-aligned patterning in split-gate flash memory cell2025
Partially disposed gate layer into the trenches2021
Integrated circuit including vertical capacitors2021
Transistors with dual wells2020
Integrated circuit including vertical capacitors2020
Select gate self-aligned patterning in split-gate flash memory cell2020
Partially disposed gate layer into the trenches2019
Single mask level including a resistor and a through-gate implant2018
Select gate self-aligned patterning in split-gate flash memory cell2018
Single mask level including a resistor and a through-gate implant2017
Feed-forward bidirectional implanted split-gate flash memory cell2016
High tilt angle plus twist drain extension implant for CHC lifetime improvement2016