Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware-based system for enabling data transfers between a CPU and chip set logic of a computer system on both edges of bus clock signal

Hardware-based system for enabling data transfers between a CPU and chip set logic of a computer system on both edges of bus clock signal

US Patent 6076160 · Granted Jun 13, 2000

Estimated economic value: $9,833,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware initialization method that is independent of boot code architecture2007
Non-volatile memory system having a programmably selectable boot code section si2007
Non-volatile memory system having a programmably selectable boot code section si2004
Method for utilizing virtual hardware descriptions to allow for multi-processor 2002
Self modifying code to test all possible addressing modes2002
Method for verifying branch trace history buffer information2001
Mechanism to determine actual code execution flow in a computer2001
Self modifying code to test all possible addressing modes2000
Power management unit including a programmable index register for accessing conf2000
Bios memory and multimedia data storage combination1999
Method for testing the non-cacheable region functioning of a cache memory contro1999
Allocatable post and prefetch buffers for bus bridges1999