Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for a low power self test of a memory subsystem

Method and apparatus for a low power self test of a memory subsystem

US Patent 6067649 · Granted May 23, 2000

Estimated economic value: $91,386,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Camera case with removable carrier, filter receiver, external battery and supple2018
Expansion module for a camera2017
Camera housing2017
Plug standards-compliant circuit modules and connectors2016
Plug standards-compliant circuit modules and connectors2016
SATA and SAS plug connector2015
Cache memory exchange optimized memory organization for a computer system2002
Memory refresh control system2001
Cache memory exchange optimized memory organization for a computer system2000
Method and apparatus for delaying victim writes in a switch-based multi-processo2000
Bus interface slicing mechanism allowing for a control/data path slice2000
Printed circuit board having a well structure accommodating one or more capacito2000