Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for delaying victim writes in a switch-based multi-processor system to maintain data coherency

Method and apparatus for delaying victim writes in a switch-based multi-processor system to maintain data coherency

US Patent 6108752 · Granted Aug 22, 2000

Estimated economic value: $97,982,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Camera case with removable carrier, filter receiver, external battery and supple2018
Expansion module for a camera2017
Camera housing2017
Plug standards-compliant circuit modules and connectors2016
Plug standards-compliant circuit modules and connectors2016
SATA and SAS plug connector2015
Cache memory exchange optimized memory organization for a computer system2002
Shadow commands to optimize sequencing of requests in a switch-based multi-proce2001
High-performance non-blocking switch with multiple channel ordering constraints2001
Memory refresh control system2001
Low occupancy protocol for managing concurrent transactions with dependencies2000
Cache memory exchange optimized memory organization for a computer system2000