Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Merged memory and logic (MML) integrated circuits including independent memory bank signals and methods

Merged memory and logic (MML) integrated circuits including independent memory bank signals and methods

US Patent 6067255 · Granted May 23, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gate driving circuit and display device including the same2025
SRAM with improved write performance and write operation method thereof2025
Content addressable memory based on selfrectifying ferroelectric tunnel junction2025
Dual-edge-triggered flip-flop2025
Bit line sense amplifier and semiconductor memory apparatus using the same2024
Ferroelectric FET nonvolatile sense-amplifier-based flip-flop2024
Nonvolatile memory device and latch including the same2024
Physically unclonable function apparatus based on ferroelectric elements and ope2024
In-memory device for operating multi-bit weight2024
Ferroelectric random access memory device and method for operating read and writ2023
Method for optimizing hardware structure of convolutional neural networks2023
Memory device for canceling sneak current2022