Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Resuming normal execution by restoring without refetching instructions in multi-word instruction register interrupted by debug instructions loading and processing

Resuming normal execution by restoring without refetching instructions in multi-word instruction register interrupted by debug instructions loading and processing

US Patent 6065106 · Granted May 16, 2000

Estimated economic value: $60,212,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for implementing redundancy for tile-based intelligence proc2022
Systems and methods for implementing redundancy for tile-based intelligence proc2021
Apparatus and method for improvement of communication between an emulator unit a2006
Multiprocessor emulation support using dynamic linking2005
Microprocessor with an instruction immediately next to a branch instruction for 2005
Apparatus and method for a reconfigurable pod interface for use with an emulator2005
Data exchange system and method for processors2004
Dynamically configurable debug port for concurrent support of debug functions fr2004
Microprocessors2003
Processor with conditional execution of every instruction2002
Bit and digit reversal methods2002
Self-priming loop execution for loop prolog instruction2001