Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Apparatus and method for sharing a unified memory bus between external cache memory and primary memory

US Patent 6065097 · Granted May 16, 2000

Estimated economic value: $125,663,000

Assignee

Inventors

View full patent text on Google Patents →