Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming isolation layer in semiconductor device

Method for forming isolation layer in semiconductor device

US Patent 6063708 · Granted May 16, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Latch-up resistant CMOS structure2004
Method of forming retrograde doping file in twin well CMOS device2002
Latch-up resistant CMOS structure2001