Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Format sensitive timing calibration for an integrated circuit tester

Format sensitive timing calibration for an integrated circuit tester

US Patent 6060898 · Granted May 9, 2000

Estimated economic value: $48,866,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer level contactor2013
Method and apparatus for enhanced probe card architecture2011
Integrated circuit tester with software-scaleable channels2007
High-speed algorithmic pattern generator2004
Integrated circuit tester having a program status memory2002
Apparatus for testing memories with redundant storage elements2001
Parallel processing pattern generation system for an integrated circuit tester2000
Modular integrated circuit tester with distributed synchronization and control2000
Programmable delay circuit having calibratable delays1999
Integrated circuit tester having pattern generator controlled data bus1999
Pulse stuffing circuit for programmable delay line1999
Programmable formatter circuit for integrated circuit tester1999