Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable delay line

Programmable delay line

US Patent 6046620 · Granted Apr 4, 2000

Estimated economic value: $6,962,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Monitoring of memory page transitions between a hypervisor and a virtual machine2020
Variable 16 or 32 bit PCI interface which supports steering and swapping of data2002
Analog delay line implemented with a digital delay line technique2001
System and method for using a memory management unit to reduce memory requiremen2000
Self-clocked logic circuit and methodology2000
Floating point timer1999