Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for generating a check word for a bit sequence for verifying the integrity and authenticity of the bit sequence

Process for generating a check word for a bit sequence for verifying the integrity and authenticity of the bit sequence

US Patent 6044488 · Granted Mar 28, 2000

Estimated economic value: $43,528,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Unvalue-tagged memory without additional bits2003
Powerful and flexible server architecture2002
Schedulable dynamic memory pinning2002
Cache or TLB using a working and auxiliary memory with valid/invalid data field,2001
Flexible cache-coherency mechanism2001
Method of indexing a TLB using a routing code in a virtual address2000
Flexible and dynamic derivation of permissions2000
Flexible cache-coherency mechanism2000
Cache memory indexing using virtual, primary and secondary color indexes1999
Color correction method in a virtually addressed and physically indexed cache me1999
Virtually indexable cache memory supporting synonyms1998
Translation method in which page-table progression is dynamically determined by 1998