Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for encoding valid and invalid states in a cache with an invalid pattern

Method and apparatus for encoding valid and invalid states in a cache with an invalid pattern

US Patent 6044441 · Granted Mar 28, 2000

Estimated economic value: $241,499,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power grid universal detection and countermeasure overlay intelligence ultra-low2018
System and method for detecting malicious activity and harmful hardware/software2016
System, method, and apparatus for providing network security2016
Security mode for mobile communications devices2014
Method and apparatus for controlling data transfer between a synchronous DRAM-ty2000
Hybrid tag architecture for a cache memory1999
Performing speculative system memory reads prior to decoding device code1997
Memory partitioning1996