Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for controlling data transfer between a synchronous DRAM-type memory and a system bus

Method and apparatus for controlling data transfer between a synchronous DRAM-type memory and a system bus

US Patent 6148380 · Granted Nov 14, 2000

Estimated economic value: $197,588,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power grid universal detection and countermeasure overlay intelligence ultra-low2018
System and method for detecting malicious activity and harmful hardware/software2016
System, method, and apparatus for providing network security2016
Security mode for mobile communications devices2014
Flush mount-corner mount gang box2010
Device and method for maximizing performance on a memory interface with a variab2009
Buffered writes and memory page control2008
Method and apparatus to improve multi-CPU system performance for accesses to mem2008
Precharge suggestion2007
Memory transaction ordering2006
Adaptive page management2006
Dual-port buffer-to-memory interface2006