Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making a shallow trench isolation with thin nitride as gate dielectric

Method of making a shallow trench isolation with thin nitride as gate dielectric

US Patent 6040233 · Granted Mar 21, 2000

Estimated economic value: $46,153,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-aligned gate and method2009
Self-aligned gate and method2006
Self-aligned gate and method2004
Memory masking for periphery salicidation of active regions2003
Method for memory masking for periphery salicidation of active regions2003
Method of masking for periphery salicidation of active regions2001
Method of fabricating an integrated circuit2000
Method of forming an integrated circuit having spacer after shallow trench fill 2000
Memory masking for periphery salicidation of active regions2000
Method of forming an integrated circuit having spacer after shallow trench fill 2000
SRAM cell with p-channel pull-up sources connected to bit lines2000
Method of forming isolated regions of oxide1999