Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for verifying timing rules for an integrated circuit design

Method and apparatus for verifying timing rules for an integrated circuit design

US Patent 6023567 · Granted Feb 8, 2000

Estimated economic value: $33,742,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit chip reliability qualification using a sample-specific expect2020
Methodology to prevent metal lines from current pulse damage2019
Critical path delay prediction2019
Chip performance monitoring system and method2018
Burn-in power performance optimization2018
Integrated circuit chip reliability qualification using a sample-specific expect2018
On-chip usable life depletion meter and associated method2017
Integrated circuit chip reliability using reliability-optimized failure mechanis2017
System and method for identifying operating temperatures and modifying of integr2017
Systems and methods to prevent incorporation of a used integrated circuit chip i2017
Reliability-optimized selective voltage binning2016
Chip performance monitoring system and method2016