Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Computer having multiple address ports, each having logical address translation with base and limit memory management

US Patent 6012135 · Granted Jan 4, 2000

Assignee

Inventors

View full patent text on Google Patents →